State Machine Chart For Binary Multiplier - Unit V Fpga Cpld Architectures And Applications