State Machine Chart For Binary Multiplier - Algorithmic State Machines Dsd Using Verilog Chapter 8 2