Fifo Flow Chart - Figure 5 From Vhdl Implementation Of Uart With Status